From concept to silicon: Strengthening India's design enablement and test ecosystem
AI Summary
There was a fireside chat on: From concept to silicon: Strengthening India's design enablement and test ecosystem, at the ongoing Semicon India 2026. The participants were Amit Khanuja, R&D Engineering, IP Group, Synopsys, and Hitesh Garg, VP & India Country Manager, and Design Enablement Leader, NXP. Sudarshan, Executive Director, CDAC, Bangalore, was the moderator.
Discussion
Sign in to join the discussion.
Loading comments…