Updated logo UPDATED Back to feed
build deploy Hackaday September 14, 2026

Pulse: a New VHDL Simulator

Pulse: a New VHDL Simulator
AI Summary

With VHDL being arguably more deterministic and bullet-proof than Verilog, it’s good to see another open source VHDL simulator joining the fray that is not a variation of ghdl. Written by [Óscar Grimal] in C++ with an MIT license, the Pulse project is a still in progress package that provides the entire toolchain, from the compiler to the requisite waveform output. This waveform output is provided in the form of a text-based user interface (TUI), which at the very least helps a lot with making i

0 views
Read full article
Read it on Updated — Tech News. Ahead of the Curve.
Discussion
Sign in to join the discussion.
Loading comments…